## WEST

## **End of Result Set**

Generate Collection Print

L1: Entry 1 of 1

File: JPAB

Mar 9, 1999

PUB-NO: JP411068093A

DOCUMENT-IDENTIFIER: JP 11068093 A

TITLE: SEMICONDUCTOR DEVICE AND ITS MANUFACTURE

PUBN-DATE: March 9, 1999

INVENTOR - INFORMATION:

NAME COUNTRY

KUBO, HIROTOSHI
KITAGAWA, MASANAO
ONDA, MASATO
SAITO, HIROAKI
KUWAKO, EIICHIRO

ASSIGNEE-INFORMATION:

NAME COUNTRY

SANYO ELECTRIC CO LTD

APPL-NO: JP09215025

APPL-DATE: August 8, 1997

US-CL-CURRENT: 257/E29.259 INT-CL (IPC): H01 L 29/78

## ABSTRACT:

PROBLEM TO BE SOLVED: To omit a necessary photo-mask process by forming recessed parts on the drain layer of an area excepting the forming areas of gate electrodes and sidewalls and forming a wiring layer so that channel layers exposed from the recessed parts, the sidewalls and insulating films are coated.

SOLUTION: The channel layers 23 are formed on an n-type epitaxial layer 22. Then, an n+ type impurity diffusion layer is formed on the surface with the gate insulating films 25 and gate electrodes 26 as masks. Thus, sidewalls 28 are formed on the sidewalls of the gate insulating films 25, the gate electrodes 26 and the insulating films 27. A part of the channel layers 23 is etched and the recessed parts are formed. The n+ type impurity diffusion layer is cut by the recessed parts and source area layers 24 are formed at the same time. Then, P+ type body contacts 23A are formed by implanting borons, a metallic film is formed on the whole face and it is patterned.

COPYRIGHT: (C) 1999, JPO

PATENT FAMILY INFORMATION AN 110608181 INPADOC

+PRAI JP 1997-215025	•	+AI JP 1997-215025		•
+AI JP 1997-215025	·	+PI JP 11068093 JP 3326366B	A2	+ 19990309 20020924

1 priority, 1 application, 2 publications